



TFT LCD Approval Specification

MODEL NO.: V400H1

Customer:
Approved by:
Note:

Approved By	TVHD	
	CC Chung	

Reviewed By	QA Dept.	Product Development Div.		
rteviewed by	Hsin-nan Chen	WT Lin		
Prepared By	LCD TV Marketing and	Product Management Div.		
Frepareu by	Josh Chi	Karen Liao		



Approval

- CONTENTS -

REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 PACKAGE STORAGE 2.3 ELECTRICAL ABSOLUTE RATINGS 2.3.1 TFT LCD MODULE 2.3.2 BACKLIGHT UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARAC 3.2.2 BALANCE BOARD CHARACTERISTICS	CTERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE		12
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 BALANCE BOARD UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT		13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		23
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		27
8. DEFINITION OF LABELS 8.1 CMO MODULE LABEL		31
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		32
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS 10.3 SAFETY STANDARDS		34
11. MECHANICAL CHARACTERISTICS		35



Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 2.0	Nov. 19,'09	All	All	Approval Specification was first issued.



Model No.: V400H1 - L08 Approval

1. GENERAL DESCRIPTION

Global LCD Panel Exchange Center

1.1 OVERVIEW

V400H1- L08 is a 40" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 FHD format and can display true 16.7M colors (8-bit colors). The Balance Board module for backlight is built-in.

1.2 FEATURES

- -High brightness (500 nits)
- Ultra-high contrast ratio (6500:1)
- Faster response time (Gray to gray average 6.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Optimized response time for both 50/60Hz Frame rate
- Low color shift function
- RoHS compliance

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	885.6(H) x 498.15 (V) (40" diagonal)	mm	(1)
Bezel Opening Area	891.7 (H) x 504.8 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.15375 (H) x 0.46125 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Anti-Glare coating (Haze 11%), Hard coating (3H)	-	

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	951	952	953	mm	(1)
Module Size	Vertical(V)	550	551	552	mm	(1)
Module Size	Depth(D)	34	35	36	mm	To Rear
	Depth(D)	52.8	53.8	54.8	mm	To Inv Cover
Weight		-	9310	-	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



Approva

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







Approval

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS


2.3.1 TFT LCD MODULE

Itam	Symbol	Va	lue	Unit	Note
Item	Symbol	Min.	Max.	Ullit	Note
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)
Input Signal Voltage	VIN	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT UNIT

Item	Svmbol	Value		Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note	
Lamp Voltage	V_{W}		3000	V_{RMS}		

Note (1) No moisture condensation or freezing.





Approval

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C

	Parameter		Symbol		Value	Unit	Note	
			Syllibol	Min.	Тур.	Max.	Unit	Note
Power Su	pply Voltage		V _{cc}	10.8	12	13.2	Vrms	(1)
Rush Cur	rent		I _{RUSH}	-	-	2.4	Α	(2)
		White Pattern		-	0.8	-	Α	
Power Su	pply Current	Black Pattern	I _{cc}	-	0.4	-	Α	(3)
, , , , , , , , , , , , , , , , , , , ,		Horizontal Stripe		-	1.0	1.3	Α	
	Differential In Threshold Vo		V_{LVTH}	+100	-	-	mV	>
LVDS Interface	Differential In Threshold Vo		V _{LVTL}	-	-	-100	mV	(4)
Interiace	Common Inpu	ut Voltage	V _{CM}	1.0	1.2	1.4	V	(4)
	Differential in	put voltage	V _{ID}	200		600	ohm	
	Terminating Resistor		R _T	-	100			
CMOS	Input High Th	reshold Voltage	V_{IH}	2.7	-	3.3	V	_
interface	Input Low Thi	reshold Voltage	V _{IL}	0	-//	0.7	V	

Note (1) The module should be always operated within above ranges.


Note (2) Measurement Conditions:






Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08 Approval


Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 \pm 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.



c. Horizontal Pattern






Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08

Approva

Note (4) The LVDS input characteristics are as follows:



3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

· ·					-	
Doromotor	Cymbol		Value	Unit	Note	
Parameter	Symbol	Min. Typ. Max.		Max.		
Lamp Voltage	V_W	•	910	-	V_{RMS}	Ih = 14.5mA
Lamp Current	Iμ	14.0	14.5	15.0	mA_{RMS}	(1)
Laman Otantina Valtaria	V	-	-	1500	V_{RMS}	(2), Ta = 0 °C
Lamp Starting Voltage	Vs	-	-	1300	V_{RMS}	(2), Ta = 25 °C
Operating Frequency	Fo	30	-	80	KHz	(3)
Lamp Life Time	L_BL	50,000	-	-	Hrs	(4), at 14.5mA

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board .:
- Note (2) The lamp starting voltage V_{S} should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2° and IL = 14.0~15.0 mArms.



Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08

Approval


3.2.2 BALANCE BOARD CHARACTERISTICS (Ta = 25 ± 2 °C)

Dorom	Parameter		Value			Unit	Note
Faiaii	ietei	Symbol	Min.	Тур.	Max.	Offic	Note
Input High	Voltage	V _{(HV1/HV}	-	910	-	Vrms	(2)
Input C	urrent	I _{BL(HV)}		174		mArms	No Dimming
Oscillating F	requency	F _W	45	47	49	kHz	
Individual La	mp Current	ال	14.0	14.5	15.0	mA	H.V
Lamp Datastian	High (LD)	LD	5			V	Normal Operation
Lamp Detection	Low (LD)	LD			1.5	V	Lamp Connector Open
Dimming frequency		F _B	135	150	165	Hz	
Minimum D	Minimum Duty Ratio D _{MIN}		-	15	-	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:

Note (2) Input High Voltage Hv based on spec. +-7% tolerance.


Note (3) Asymmetric ratio must be from 90% to 110% (0.9<Ip/ $I_{\rm rms@T/2X^{/}2}$ <1.1)





Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08

Approval






Approval

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



www.panelook.com





Approval

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin	Name	Description	Note					
1	VCC	+12V power supply						
2	VCC	+12V power supply						
3	VCC	+12V power supply						
4	VCC	+12V power supply						
5	VCC	+12V power supply						
6	GND	Ground						
7	GND	Ground						
8	GND	Ground						
9	GND	Ground						
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0						
11	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0						
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(1)					
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(1)					
14	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2						
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	-					
16	GND	Ground						
17	OCLK-	Odd pixel Negative LVDS differential clock input	(1)					
18	OCLK+	Odd pixel Positive LVDS differential clock input.	(1)					
19	GND	Ground						
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(1)					
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(1)					
22	N.C.	No Connection	(2)					
23	N.C.	No Connection	(3)					
24	GND	Ground						
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0						
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0						
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(1)					
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(1)					
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2						
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2						
31	GND	Ground						
32	ECLK-	Even pixel Negative LVDS differential clock input.	(4)					
33	ECLK+	Even pixel Positive LVDS differential clock input.	(1)					






Approval

34	GND	Ground	
35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(1)
36	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(1)
37	N.C.	No Connection	(2)
38	N.C.	No Connection	(3)
39	GND	Ground	
40	SCL	EEPROM Serial Clock	
41	N.C.	No Connection	(2)
42	N.C.	No Connection	(3)
43	WP	EEPROM Write Protection	
44	SDA	EEPROM Serial Data	
45	LVDS_SEL	High(3.3V) or open for VESA, Low (GND) for JEIDA	(4)
46	N.C.	No Connection	
47	N.C.	No Connection	
48	N.C.	No Connection	(3)
49	N.C.	No Connection	(3)
50	N.C.	No Connection	
51	N.C.	No Connection	

Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel

Note (2) LVDS connector pin order defined as follows



- Note (3) Reserved for internal use. Please leave it open.
- Note (4) Low: JEIDA LVDS Format (Connect to GND), High or open: VESA Format. (Connect to +3.3V)
- Note (5) LVDS signal pin connected to the LCM side has the following diagram.


R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)





Issued Date: Nov. 19, 2009 Model No.: <u>V400H1 - L08</u>

Approval



System side R1 < 1K



Approval


5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN201-CN206 (Housing): CP042EP1MFB-LF (Cvilux)

Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Blue
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP042ESFA00 (Cvilux), manufactured by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux).







Approval

5.3 BALANCE BOARD UNIT

CN127 (Header): 130001WR-02E (YEONHO)

Pin No.	Symbol	Description
1	HV+(-)	High Voltage Input
2	HV+(-)	High Voltage Input

CN101-CN106 (Header): CP042EP1MFB-LF (Cvilux)

Pin No.	Symbol	Description
1	HV	CCFL High Voltage
2	HV	CCFL High Voltage


CN125 (Header): KN30-7P-1.25H (Hirose)

Pin No.	Symbol	Description
1	VCC	Power Supply for Protection Circuit
2	FB	Lamp Current Detected Voltage
3	FB	Lamp Current Detected Voltage
4	GND	Signal Ground
5	GND	Signal Ground
6	LD	CCFL Connector Open & Non-lighting signal
7	LD	CCFL Connector Open & Non-lighting signal
	•	



Approval

5.4 BLOCK DIAGRAM OF INTERFACE





Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08

Approval

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE : Data enable signal **DCLK** : Data clock signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.







Approval

5.5 LVDS INTERFACE

JEDIA Format: SELLVDS=L



VESA Format: SELLVDS=H or Open







Approval

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





Approval

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

color v	ersus data input.																								
												Da		Sigr											
	Color		1	1	Re	ed		1			ı			reer	1						Bli	ue	ı		
		R7	R6	R5	R4	R3	R2	R1	R0	G 7	G 6	G 5	G 4	G3	G2	G1	G0	B 7	В6	В5	В4	ВЗ	В2	B 1	B 0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	÷	÷	:		:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	;	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Neu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	1	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	: .		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
010011	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Diac	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	1/Tc	(60)	74.25	(80)	MHZ	-	
	Input cycle to cycle jitter	Trcl	-	-	200	ps	(3)	
LVDS Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	_	F _{clkin} +2%	MHz	(4)	
	Spread spectrum modulation frequency	F _{SSM}		1	200	KHz	- (4)	
11/D0 D : D (Setup Time	Tlvsu	600	<u>-</u>	-	ps	-	
LVDS Receiver Data	Hold Time	Tlvhd	600	-	-	ps	(5)	
		Fr6	57	60	63	Hz	(6)	
	Frame Rate	Fr5	47	50	53			
Vertical Active Display Term	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
	Display	Tvd	1080	1080	1080	Th	-	
	Blank	Tvb	35	45	55	Th	-	
	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
Horizontal Active Display Term	Display	Thd	960	960	960	Тс	-	
	Blank	Thb	90	140	190	Тс	-	

Note (1) Please make sure the range of pixel clock has follow the below equation:

 $Fclkin(max) \ge Fr6 \times Tv \times Th$

 $Fr5 \times Tv \times Th \ge Fclkin(min)$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:







Approval

INPUT SIGNAL TIMING DIAGRAM





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.






Approval



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM




Note (6) (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information



Approval

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

Note:

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.

26





Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{CC}	12	V		
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"		
Lamp Current(HV)	ال	14.5 ± 0.5	mA		
Oscillating Frequency (Balance Board)	Fw	47±2	KHz		
Frame rate		60	Hz		

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		4600	6500	•	-	(2)
Response Tim	Response Time			-	6.5	12	ms	(3)
Center Lumina	nce of White	L _C		400	500	•	cd/	(4)
White Variation	า	δW		-	-	1.3	-	(7)
Cross Talk		CT	0 -00 0 -00	-	-	4.0	%	(5)
	Red	Rx	θ_x =0°, θ_Y =0°		0.630	Typ. + 0.03	-	
	Neu	Ry	Viewing angle at	Typ. – 0.03	0.323		-	(6)
	Green	Gx	Normal direction		0.290		-	
Color		Gy	Normal direction		0.597		-	
Color	Dlue	Bx			0.148		-	
Chromaticity	Blue	Ву			0.049		-	
	White	Wx			0.280		-	
	vvnite	Wy			0.290		-	
	Color Gamut	CG		-	72	ı	%	NTSC
	Horizontal	θ_{x} +		80	88	ı		
Viewing	Honzontal	θ_{x} -	CB>20	80	88	-	Deg	(1)
Angle	Vertical	θ_{Y} +	CR≥20	80	88			(1)
-	vertical	θ _Y -		80	88	-		




Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08

Approval

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:







Approval

The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0, 63, 127, 191, 255 to each other .

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L(5)$$

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

where L (x) is corresponding to the luminance of the point X at the figure in Note (7).

Note (5) Definition of Cross Talk (CT):


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:

(a)

Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)



(b)

 Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)






Issued Date: Nov. 19, 2009 Model No.: V400H1 - L08

Approval

Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$






Approval

8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V400H1-L08
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.
- (c) Production Locations / Factory ID: IN TAIWAN (GEMN) or IN CHINA (LEOO or CAPG or CANO)
- (d) CMO barcode definition:

Serial ID: XX-XX-XX-YMD-L-NNNN

Code	Meaning	Description
XX	CMO internal use	-
XX	Revision	Cover all the change
X-XX	CMO internal use	-
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4 Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C Day: 1 st to 31 st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U
L	Product line #	Line 1=1, Line 2=2, Line 3=3,
NNNN	Serial number	Manufacturing sequence of product

(e) Customer's barcode definition:

Serial ID: CM-40H18-X-X-X-XX-L-XX-L-YMD-NNNN

Code	Meaning	Description		
CM	Supplier code	CMO=CM		
40H18	Model number	V400H1-L08=40H18		
Х	Revision code	C1=1, C2=2,C9=9		
Х	Source driver IC code	Century=1, CLL=2, Demos=3, Epson=4, Fujitsu=5, Himax=6,		
		Hitachi=7, Hynix=8, LDI=9, Matsushita=A, NEC=B, Novatec=C,		
X	Gate driver IC code	OKI=D, Philips=E, Renasas=F, Samsung=G, Sanyo=H, Sharp=I,		
		TI=J, Topro=K, Toshiba=L, Windbond=M		
XX	Cell location	Tainan, Taiwan=TN		
L	Cell line #	1~12=0~C		
XX	Module location	Tainan, Taiwan=TN		
L	Module line #	1~12=0~C		
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4		
		Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C		
		Day: 1 st to 31 st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U		
NNNN	Serial number	By LCD supplier		



Approval

9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 5 LCD TV modules / 1 Box

(2) Box dimensions: 1060(L)x378(W)x650(H)mm

(3) Weight: Approx. 51.88Kg(5 modules per carton)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method





Approval

Sea / Land Transportation (40ft Container)



Air Transportation




Figure. 9-2 Packing method





Approva

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 SAFETY STANDARDS


The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
	UL	UL 60950-1: 2007
Information Technology equipment	cUL	CAN/CSA C22.2 No.60950-1-03: 2007
information recrinology equipment	СВ	IEC 60950 -1: 2005
		EN60950-1: 2009
	UL	UL 60065: 2007
Audio/Video Apparatus	cUL	CAN/CSA C22.2 No.60065-03: 2006
Addio/ video Apparatus	CB	IEC 60065: 2005
		EN 60065: 2008



Approval


11. MECHANICAL CHARACTERISTICS







Approval



Approval

